

I hereby certify that this correspondence is being filed via  
EFS-Web with the United States Patent and Trademark Office  
on May 4, 2007.

PATENT  
Attorney Docket No.: 015114-069200US  
Client Ref. No.: A01256

TOWNSEND and TOWNSEND and CREW LLP

By: /Lisa Jeanetta/  
Lisa Jeanetta

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of:

Ketan Padalia et al.

Application No.: 10/716,309

Filed: November 17, 2003

For: TECHNIQUES FOR GROUPING  
CIRCUIT ELEMENTS INTO LOGIC  
BLOCKS

Customer No.: 26059

Confirmation No. 6902

Examiner: Nghia M. Doan

Technology Center/Art Unit: 2825

SUPPLEMENTAL AMENDMENT

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Prior to examination of the above-referenced application, please enter the  
following amendments and remarks:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this  
paper.

**Remarks/Arguments** begin on page 8 of this paper.